http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-112885829-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_c16d2144a81bfa32a665dca1e93c3d37
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-775
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7391
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2027-11885
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2027-11875
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2027-11866
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B82Y10-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2027-11861
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0207
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-11807
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0673
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-02
filingDate 2020-11-11-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_512fbdde80302181f2f328e5b7d6db70
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_fd51a0dc2e02b064415f8c04c9b856fc
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_f496fa6e3e9b2a3f1c2ff0e7b47f115f
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_daa5c1755b55bf10ba80934f6bd869e2
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_94ec79c39a02beac2bcd63513d5395cf
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_269528940aa0dbf163e6a1033019e7a4
publicationDate 2021-06-01-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber CN-112885829-A
titleOfInvention Integrated circuits including integrated standard cell structures
abstract An integrated circuit including an integrated standard cell structure is provided. The integrated circuit includes a first standard cell including a first p-type transistor, a first n-type transistor, a first gate stack intersecting the first and second active regions, a first gate stack on the first gate stack a first extended source/drain contact on the side, a first normal source/drain contact on a second side of the first gate stack, a first gate via connected to the first gate stack, and connected to The first source/drain path of the first normal source/drain contact; the second standard cell adjacent to the first standard cell includes a second p-type transistor, a second n-type transistor, and the first and second standard cells. A second gate stack intersecting the two active regions, and a second gate via connected to the second gate stack; an input wiring connected to the first gate via; and at the same level as the input wiring to connect the first gate Output wiring for the source/drain path and the second gate path.
priorityDate 2019-11-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID4389803
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522147
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID4227894
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419524988
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID426031689
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3468413
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419545753
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID31170
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID91500
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419557764

Total number of triples: 35.