http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-112272868-B

Outgoing Links

Predicate Object
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-80896
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2225-06541
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-80895
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-32145
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-08145
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-80013
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-80357
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-80048
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2225-06562
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2225-06568
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76898
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-18
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-0657
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-32
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-40
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-27
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76898
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-35
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-1157
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-11582
filingDate 2020-07-31-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2022-04-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationDate 2022-04-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber CN-112272868-B
titleOfInvention Three-dimensional memory device with support structures for stepped regions
abstract Embodiments of 3D memory devices and methods of forming the same are disclosed. In an example, a 3D memory device includes a memory stack layer, a first semiconductor layer, a support structure, a second semiconductor layer, and a plurality of channel structures. The memory stack layer includes vertically interleaved conductive and dielectric layers, and has a core array region and a stepped region in plan view. The first semiconductor layer is over and overlapping the core array region of the memory stack. The support structure is above and overlapping the stepped area of the storage stack. The support structure and the first semiconductor layer are coplanar. The second semiconductor layer is over and in contact with the first semiconductor layer and the support structure. Each channel structure extends vertically through the first semiconductor layer and the core array region of the memory stack into the second semiconductor layer.
priorityDate 2020-07-31-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-111370416-A
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID31170
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID24261
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419557764
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522015
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID457707758
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID969472
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419504662
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3084099

Total number of triples: 41.