| abstract |
An integrated circuit structure includes a lower device layer including a first structure including a plurality of PMOS transistors. An upper device layer is formed on the lower device layer, wherein the upper device layer includes a second structure including a plurality of NMOS transistors having III-V material source/drain regions. |