| abstract |
The present disclosure describes a vertical tunnel field effect transistor device comprising a vertical P-I-N heterojunction structure of P-doped gallium nitride nanowire source/drain, an intrinsic InN layer, and N-doped GaN nanowire source/drain. A high-k dielectric layer and metal gate surround the intrinsic InN layer. |