| abstract |
A method of forming wafer-level chip scale package interconnects comprising: forming a post-passivation interconnect (PPI) layer on a substrate; forming interconnects on the PPI layer; and releasing molding compound on the substrate, flowing The molding compound laterally seals some of the interconnects. Embodiments of the present invention relate to a wafer-level chip-scale package interconnect and a manufacturing method thereof. |