| abstract |
A thyristor-based two-transistor memory cell for an SRAM integrated circuit is illustrated along with a process for fabricating it. The memory cells can be implemented in different combinations of MOS with bipolar select transistors or without select transistors, thyristors in the semiconductor substrate with shallow trench isolation. Standard CMOS process technology can be used to fabricate the SRAM. |