http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-105826378-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_942778e3dfe0527c71ca16f0464fb189
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76224
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-401
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-2815
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31055
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-762
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-42
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-28035
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6656
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0649
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6653
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4925
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-28
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-115
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
filingDate 2015-01-08-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_289b346913b5938be66c16c5f1bfc19e
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_8d5d6d9202e898263164c4d95af4811b
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_fc313b33fd2aa7caf43b284e14e25e77
publicationDate 2016-08-03-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber CN-105826378-A
titleOfInvention Semiconductor element and manufacturing method thereof
abstract The invention discloses a semiconductor element and a manufacturing method thereof. Its manufacturing method is to firstly provide a substrate with a first gate layer, a first dielectric layer and a shallow trench isolation (shallow trench isolation, STI) surrounding the substrate, the first gate layer and the substrate. first dielectric layer. Then remove the first dielectric layer, form a first spacer on the shallow trench isolation sidewall above the first gate layer, and use the first spacer as a mask to remove part of the first gate layer and part of the substrate to form a The first opening simultaneously defines a first gate structure and a second gate structure.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-109768046-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-109768046-B
priorityDate 2014-10-14-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2007122971-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2012217561-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-543193-B
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID24261
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522015
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3084099
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID457707758

Total number of triples: 36.