http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CA-1258710-A
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_d6dacaa0ceae8e4330441f7bb1f70cb0 |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06V10-454 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06K9-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06T7-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06K9-62 |
| filingDate | 1986-07-07-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| grantDate | 1989-08-22-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_71c1ffd856a727988583916eeeccb8c6 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_237a5d614a85db8bcdeb9773ee53a33f http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_d6a393393d6c70c9e9bf427aa8937c1c http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ae2d852da27c15241398b5557d44a588 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_c4ec93487cf28693dde709793141b047 |
| publicationDate | 1989-08-22-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | CA-1258710-A |
| titleOfInvention | Pattern recognition apparatus |
| abstract | Abstract of the Disclosure A pattern recognition apparatus includes a pattern preprocessing part having a plurality of outputs, and a clock oscillator, and an information ? and a memory which include a plurality or nonlinear ? circuits respectively. Each of the oscillating circuits includes a plurality of inputs for controlling the oscillation condition and at least one output. In the information consolidator, the output of each oscillating circuit is interconnected to predetermined inputs of other oscillating circuit in a predetermined relation, and the inputs of the oscillating circuits are coupled to the outputs of the pattern preprocessing part in a predetermined distribution. The clock oscillator receives, as a main exciting signal, the sum of a group of signals obtained by phase-adjusting the output of a substantial part of oscillating circuits contained in the information consolidator. In the memory, the respective oscillating circuits receive as a main exciting signal the output of the clock oscillator, and these oscillating circuits are divided into a predetermined number of groups so that the sum of the outputs of the oscillating circuits in each group gives an elementary signal of a pattern reference memory data. In addition, there is provided a waveform comparator for comparing the elementary signal of the memory data with the direct sum of the outputs of the above mentioned substantial part of oscillating circuits in the information consolidator, so that the result of comparison is applied to inputs of the oscillating circuits of the memory. |
| priorityDate | 1985-07-06-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 53.